WHAT IS CLAIMED IS:

- A process of manufacturing a semiconductor device,
- 2 comprising:
- 3 plasma etching through a patterned hardmask layer located over
- 4 a semiconductor substrate wherein said plasma etching forms a
- 5- modified layer on said hardmask layer; and
- 6 removing at least a substantial portion of said modified layer
- 7 by exposing said modified layer to a post plasma clean process.
- 2. The process as recited in Claim 1 wherein said removing
- 2 includes exposing said modified layer to an isotropic etch.
- 3. The process as recited in Claim 2 wherein said isotropic
- 2 etch includes phosphoric acid.
 - 4. The process as recited in Claim 1 wherein plasma etching
- 2 includes etching through a patterned silicon, silicon nitride,
- 3 silicon carbide or oxynitride hardmask.
- 5. The process as recited in Claim 1 further including
- 2 removing a photoresist layer from said patterned hardmask prior to
- 3 said plasma etching.

- 6. The process as recited in Claim 1 wherein removing
- 2 includes removing all of said modified layer to thereby leave an
- 3 unmodified hardmask layer.
- 7. The process as recited in Claim 1 wherein said plasma
- 2 etching further includes forming a trench in said semiconductor
- 3- substrate prior to said removing.
- 8. The process as recited in Claim 7 further including
- 2 forming an oxide liner in said trench.
 - 9. The process as recited in Claim 8 wherein forming said
- 2 oxide liner includes forming said oxide liner prior to said
- 3 removing.
- 10. The process as recited in Claim 1 wherein removing
- 2 includes removing an upper thickness of said patterned hardmask
- 3 layer ranging from about 3 nm to about 24 nm.

- 11. A process of manufacturing an integrated circuit,2 comprising:
- forming isolation trenches in a semiconductor substrate,
- 4 including:
- 5 plasma etching through a patterned hardmask layer located
- 6 over a semiconductor substrate wherein said plasma etching forms a
- 7. modified layer on said hardmask layer; and
- 8 removing at least a substantial portion of said modified
- 9 layer by exposing said modified layer to a post plasma clean
- 10 process;
- forming transistor structures on and within said substrate and
- 12 between said isolation trenches; and
- forming interconnects within dielectric layers located over
- 14 said transistors structures that interconnect said transistor
- 15 structures to form an operative integrated circuit.
 - 12. The process as recited in Claim 11 wherein said removing
- 2 includes exposing said modified layer to an isotropic etch.
- 13. The process as recited in Claim 12 wherein said isotropic
- 2 etch includes phosphoric acid.
- 14. The process as recited in Claim 11 wherein plasma etching
- 2 includes etching through a patterned hardmask comprising silicon or

- 3 nitrogen.
- 15. The process as recited in Claim 11 further including removing a photoresist layer from said patterned hardmask prior to
- 3 said plasma etching.
- 16. The process as recited in Claim 11 wherein removing includes removing all of said modified layer to thereby leave an unmodified hardmask layer.
- 17. The process as recited in Claim 11 further including forming an oxide liner in said trench.
- 18. The process as recited in Claim 17 wherein forming said oxide liner includes forming said oxide liner prior to said removing.
- 19. The process as recited in Claim 11 wherein exposing includes removing an upper thickness of said patterned hardmask layer ranging from about 3 nm to about 24 nm.
- 20. The process as recited in Claim 11 wherein forming transistor structures includes forming a gate on said semiconductor substrate and forming wells and source/drain regions within said

substrate.